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Abstract: This paper proposes a type of hybrid transformerless PV converters with simultaneous AC and DC outputs. It is specifi-
cally suitable for residential PV systems due to its high efficiency, versatility and flexibility, while maintaining lower leakage currents.
The proposed converter is configured by replacing the control switch of the boost converter with a transformerless voltage source
inverter (VSI), enabling multiple outputs. In addition, a symmetrical boost-inductor is adopted to clamp the common-mode volt-
age (CMV) as a constant, resulting in low leakage currents. To illustrate the configuration principle, a hybrid converter with a
highly efficient and reliable inverter concept (HERIC) as the VSI is exemplified. Besides, the dedicated modulation scheme for
the proposed converter is detailed to achieve low leakage currents, reactive power injection and high efficiency. Furthermore, as
the shoot-through state of inverter legs is allowable for the proposed converter, i.e., no need to add deadtime, the reliability and
power quality of the proposed converter can be improved. Simulations and experimental tests are performed on an example hybrid
converter (with an HERIC as the VSI) to validate the analysis.
1 Introduction
The photovoltaic (PV) energy is becoming competitive among var-
ious renewable energy sources (i.e., wind, solar thermal, hydro and
wave energy) [1]. Attractive policy incentives and the continuous
declining price of PV modules enable the fast development of low-
and medium-power PV systems for modern commercial and residen-
tial applications [2]. As the key to the interface of the PV energy and
grid, a smart inverter with high versatility (i.e., multiple sources and
loads), high power density, high reliability, high efficiency and high
flexibility in grid-supporting is of interest in such applications [3],
[4].
In terms of PV system configurations, the prior-art hybrid convert-
ers typically have two structures, as shown in Fig. 1, where one PV
source is simultaneously converted to DC and AC power at multiple
buses. The hybrid converters can be used to convert the PV energy
directly (i.e., the input voltage is sufficient) or indirectly (i.e., adding
a DC-DC converter after the PV input to achieve a wider range of
input voltages, as the optional DC-DC converter shown in Fig. 1).
As it is observed in Fig. 1(a), the separated power conversions (i.e.,
a DC-DC converter and an inverter) are connected to the PV source
[5], [6]. In this case, although the DC output is generated by a DC-
DC converter and the AC output is obtained through the inversion
stage, high costs associated with large system volume are generally
incurred. Besides, the disadvantages of the separated cells also exist
in the traditional hybrid converter (e.g., high voltage and current
stress, and large power losses of the control switch in boost con-
verter [7], and severe distortions due to the deadtime and minimum
pulse width limitation of the inverter [8], [9]. Thus, to reduce the
system cost, while achieving high power density and increasing reli-
ability, the stand-alone hybrid converter was introduced [10]-[12], as
shown in Fig. 1(b). Its main advantages include: (1) inherent shoot-
through capability eliminates the damage risk caused by external
interferences (i.e., alleviating the electromagnetic interference–EMI)
and decrease the distortion induced by the deadtime effects [8], [9];
(2) fewer power devices are used to perform both DC-DC and DC-
AC conversions, compared to the configuration in Fig. 1(a) (i.e.,
high power density but low system costs are possible). For exam-
ple, [10] proposed a family of hybrid converter topologies with
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Fig. 1: Hybrid power converter Structures for PV applications
a Separated converters
b Stand-alone hybrid converters
one AC and one DC output, where the switch of the boost con-
verter is replaced by a voltage-source-inverter (VSI). In addition,
[11] and [12] introduced two split-source inverters to enhance the
compactness, efficiency, flexible power flow and voltage-boosting.
However, when applied to PV systems, the above hybrid con-
verters, which includes the traditional hybrid converters and the
stand-alone hybrid converters in [10]-[12], have to address the leak-
age current issue, as required in the strict grid standards [13], [14].
Thus, either high-frequency transformers (HFTs) or low-frequency
transformers (LFTs) are installed between the PV panels and the
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AC power grid, as shown in Fig. 1, where the HF-link DC/DC
converter contains a DC/AC conversion, an HFT and an AC/DC con-
version. Although the effective galvanic isolation can be attained,
the converter with transformers has low power density and high
system cost. To achieve multiple outputs and simultaneously low
leakage currents, a transformerless hybrid converter was proposed
in [15], where the VSI is replaced by a dual-buck inverter to clamp
the common-mode voltage (CMV) to zero in each operation mode.
Although achieving low leakage current, the dual-buck inverter has
compromised on power density and system cost due to the inefficient
utilization of the AC filter inductors [16].
Notably, many topologies [17] and modulation methods have
been reported to suppress the leakage currents for single-phase
transformerless inverters in the literatures, including the full-bridge
inverter with a hybrid modulation scheme [18], DC-decoupling
inverters [18], [20], AC-decoupling inverters [21]-[24], etc. Among
the above inverters, the highly efficient and reliable inverter concept
(HERIC) with improved modulation strategies has better perfor-
mances in leakage current suppression, high efficiency and reactive
power injection due to its symmetrical structure [23], [25]. It is worth
noting that the reactive power injection, required by standards, e.g.,
the IEEE Std 1547-2018, is critical in grid-friendly and flexible PV
systems [14]. When compared to the hybrid converter with stand-
alone type [10]-[12], [15], the above transformerless inverters do
not have shoot-through protection capability. That is, deadtime is
required in practice, decreasing the power quality of the grid current.
With the above concerns, to achieve simultaneous AC and DC
outputs and to ensure low leakage currents, this paper proposes a
type of hybrid transformerless converters, where the inductor of
the conventional boost converter is split into two symmetrical ones
(placed at the positive and negative DC rails), as shown in Fig. 2(a)
[26]. In addition, the switch of the conventional boost converter is
replaced with a transformerless VSI, which maintains a constant
CMV, and thus, low leakage currents. The configuration principle
is demonstrated on the converter taking the HERIC (i.e., owning
reactive power injection with the improved modulation method men-
tioned above) as the VSI in Section II. Moreover, the modulation
and operation modes (i.e., including the operation principle and
CMV analysis) of the proposed converter is presented in detail. In
Section III, the steady-state analysis, component design and con-
trol strategy are given. Then, Section VI presents the losses analysis
and comparisons with prior-art hybrid converters. Due to the shoot-
through capability and symmetrical structure, the proposed converter
with the dedicated modulation method can achieve good perfor-
mances in terms of low leakage currents, high power quality, reactive
power injection, high efficiency, and high reliability, while main-
taining low system costs. Simulation and experimental results are
provided in Section V, which validates the effectiveness of the pro-
posed hybrid transformerless power converter. Finally, Section VI
gives concluding remarks.
2 Configuration Principle of the proposed hybrid
transformerless converter
2.1 Configuration of the proposed converter
The general configuration of the proposed transformerless hybrid
converter is illustrated in Fig. 2(a). As shown in Fig. 2(a), the
following principles are considered when deriving the hybrid con-
verters: (1) two symmetrical boost inductors (i.e., Lb1 and Lb2 with
Lb1=Lb2) are placed at the positive and negative DC rails; (2) a
transformerless VSI, which can clamp the CMV to be half of the
DC input voltage, is adopted to replace the control switch of the
boost converter; (3) a power diode D and an output capacitor CDC
are used for the DC-DC conversion to supply DC loads as well as
absorbing the pulsating power generated by the VSI; (4) symmetri-
cal output L-type filters are used for good current quality and also to
reduce the impact from the differential-mode voltage (DMV), where
Lac1= Lac2 = Lac/2. Furthermore, the leakage current path is also
exemplified in Fig. 2(a), where ZGcGd is the impedance between the
PV parasitic capacitor CPVg and the ground, and ileak is the leakage
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Fig. 2: Hybrid power converter Structures for PV applications
a General configuration
b Hybrid converter with the HERIC as the VSI
current. In Fig. 2, P and N are the positive and negative terminals of
the DC input, S and N are the positive and negative input terminals
of the VSI with A and B being its output terminals.
In this paper, the above configuration principle is further elabo-
rated on an HERIC-based hybrid converter. According to Fig. 2(a),
the VSI of the hybrid transformerless converter can be replaced by
an HERIC topology (i.e., including the power devices S1-6 with the
anti-parallel diodesD1-6) [23], as shown in Fig. 2(b). Moreover, Vin,
Vdc and vac are the DC input voltage, the DC output voltage and the
AC output voltage, respectively. iLb is the current of the symmetrical
boost inductors, iST is the VSI input current, iD is the power diode
current, and idc is the DC load current. Furthermore, iac is the grid
current and its positive direction is defined as the direction from the
VSI to the AC grid. Operation modes and the CMV analysis of the
proposed converter are then detailed considering a DC loadRDC and
an AC grid.
2.2 Modulation
For simplicity, only the continuous conduction mode is considered
when the hybrid converter is operating as a boost converter. Fig. 3(a)
shows the modulation method of the proposed converter, where a
triangular carrier is adopted, d represents the duty cycle of the shoot-
through interval (i.e., representing the ratio of the on-time to the
switching period time in a boost converter) and mU is the duty cycle
of the modulation signal with the improved modulation method for
the HERIC (i.e., being the same as the unipolar pulse width modu-
lation (PWM)) [25]. Accordingly, there are four operation modes of
the proposed converter, i.e., ST, Pv, Nv, and Zv–ST is the shoot-
through mode, Pv represents the mode of the differential-mode
voltage vdm being positive (vdm = +Vdc), Nv denotes the mode of
vdm being negative (vdm = −Vdc), and Zv indicates the mode of vdm
being zero (vdm = 0).
According to the zoomed-in view of Fig. 3(a) in one switch-
ing cycle Tsw, as shown in Fig. 3(b), the operation modes can be
expressed as
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Mode⇔

Pv, 0 ≤ utri < |mU| , vref > 0
Nv, 0 ≤ utri < |mU| , vref < 0
Zv, |mU| ≤ utri < 1− d
ST, 1− d ≤ utri ≤ 1
where utri is the carrier amplitude.
Key waveforms (iLb, iD and iST) are also given in Fig. 3(b).
Clearly, iLb increases in the ST mode to boost the voltage and it
decreases in other modes (Pv, Nv and Zv). Based on the Kirchhoff’s
current law, at the node S, the current can be expressed as
iLb = iST + iD (1)
which is consistent with that in Fig. 3(b). Notably, although the
HERIC can also generate three voltage levels, i.e., zero voltage dur-
ing the ST and Zv mode, +Vdc during the Pv interval and −Vdc
for the Nv interval, there are only two voltage levels changing (i.e.,
between +Vdc and 0 or −Vdc and 0) in half a cycle.
2.3 Analysis of Common Mode Voltage
When the voltage of parasitic capacitance CPVg (see Fig. 2) changes
at a high frequency, large leakage currents will be generated. Then, it
increases system power losses, induces EMI issues, and poses seri-
ous safety problems to personnel and other equipment [27]. Accord-
ing to the VDE 0126 [13], the distributed generation system must
be triggered within a certain time to ensure safety, when the leak-
age current exceeds 300 mA (RMS– root-mean-square value). To
achieve a low leakage current, the CMV must be a constant or vary
at a very low frequency. Assuming Lac1 = Lac2, the DMV impact
on the leakage current can be neglected. According to Fig. 2(a),
the CMV vcm and the DMV (vdm) of the proposed converter can
be given as
vcm =
vAN + vBN
2
(2)
vdm = vAT − vBT (3)
where vAN and vBN are the voltages of terminals A and B to N,
vAT and vBT are the voltages of terminals A and B to T, and vST
represents the voltage of the terminal S to T, respectively.
Fig. 4 shows the four operation modes (i.e., ST mode, Pv mode,
Nv mode and Zv mode) and their equivalent circuits, where Cg1-4 is
the corresponding junction capacitance of the switches S1-4. Then,
the CMV and DMV can be analyzed in different modes as follows.
a) ST mode: Fig. 4(a)-(c) illustrates the ST mode, during which
the HERIC is taken as a boost switch (i.e., S1-6 are ON). Then, Lb1
and Lb2 are charged by the DC input source. As shown in Fig. 3(b),
the boost inductor current iLb increases, and VLb1 = VLb2 = Vin/2.
The power diode D is reverse-biased, and iD = 0. The capacitor
CDC is discharged to supply the load RDC. Fig. 4(c) presents the
equivalent circuit of the ST mode, where the CMV is clamped by
Lb1 and Lb2, and the terminal voltages vAN = vBN = VLb2, and
vAT = vBT = 0. Then, the voltages vcm and vdm can be expressed
as
vcm =
vAN + vBN
2
=
VLb2 + VLb2
2
=
Vin
2
(4)
vdm = vAT − vBT = 0− 0 = 0 (5)
The HERIC operates in a freewheeling interval at this time. As
shown in Fig. 4(a) and (b), there are three bidirectional current
paths for the grid current iac. When iac ≥ 0, iac can flow through
S6 and D5, S4 and D2, and S1 and D3 (i.e., the pink components
in Fig. 4(a)). While iac < 0, as seen as the pink components in
Fig. 4(b), the three current paths are flowing through S5 and D6,
S2 and D4, and S3 and D1.
b) Pv mode: As it is shown in Fig. 4(d)-(f), the HERIC oper-
ates as a VSI in the positive half-cycle (i.e., vref ≥ 0). S1, S4 and
S6 are ON, while S2, S3 and S5 are OFF to achieve vdm = +Vdc.
As demonstrated in Fig. 3(b), the boost current iLb decreases and
it simultaneously flows through the diode D and the HERIC. The
capacitor CDC is then charged, and the charging voltage is vST =
Vdc = Vin + VLb1 + VLb2. Additionally, vST provides the DC load
voltage. As shown in Fig. 4(f) (i.e., the equivalent circuit of the Pv
mode), the terminal voltages are vAN = Vin + VLb1, vBN = −VLb2,
vAT = Vin + VLb1 + VLb2, and vBT = 0. the voltages vcm and vdm
in this operation mode are calculated as
vcm =
vAN + vBN
2
=
Vin + VLb1 − VLb2
2
=
Vin
2
(6)
vdm = vAT − vBT = Vin + VLb1 + VLb2 − 0 = Vdc (7)
where the symmetrical filter voltages are equal, i.e., VLb1 = VLb2.
Regarding the HERIC, there is a bidirectional current path for the
grid current iac in the Pv mode, as presented in Fig. 4(d) and (e).
iac ≥ 0, iac flows through S1 and S4 to achieve vdm = Vdc (i.e., the
pink components in Fig. 4(d)); iac < 0, iac flows throughD1 andD4
to achieve vdm = Vdc (i.e., the pink components in Fig. 4(e)).
c) Nv mode: As presented in Fig. 4(g)-(i), the HERIC works in the
negative half-cycle (i.e., vref < 0) as a VSI. In this case, S2, S3 and
S5 are ON, while S1, S4 and S6 are OFF to achieve vdm = −Vdc.
In the Nv mode, the key current waveforms are shown in Fig. 3(b),
where the boost filters are in discharging mode to support the oper-
ation of the HERIC, to charge the capacitor CDC and to supply the
DC load. Moreover, as it is observed in Fig. 4(i) (i.e., the equiva-
lent circuit of the Nv mode), the terminal voltages are vST = Vdc =
Vin + VLb1 + VLb2, vAN = −VLb2, vBN = Vin + VLb1, vAT = 0 and
vBT = Vin + VLb1 + VLb2. Hence, vcm and vdm can be given by
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Fig. 4: Operation modes and their equivalent circuits of the proposed symmetrical transformerless hybrid converter
a ST mode, iac ≥ 0; b ST mode, iac < 0; c ST mode, equivalent circuit;
d Pv mode, iac ≥ 0; e Pv mode, iac < 0; f Pv mode, equivalent circuit;
g Nv mode, iac ≥ 0; h Nv mode, iac < 0; i Nv mode, equivalent circuit;
j Zv mode, iac ≥ 0; k Zv mode, iac < 0; l Zv mode, equivalent circuit
vcm =
vAN + vBN
2
=
−VLb2 + Vin + VLb1
2
=
Vin
2
(8)
vdm = vAT − vBT = 0− (Vin + VLb1 + VLb2) = −Vdc (9)
in which VLb1 = VLb2. As depicted as Fig. 4(g) and (h), the HERIC
can also provide a bidirectional current path. When iac ≥ 0, iac flows
through S2 and S3 to obtain vdm = −Vdc, as shown as the pink
components in Fig. 4(g). When iac < 0, iac flows through D2 and
D3 to achieve vdm = −Vdc, as presented as the pink components in
Fig. 4(h).
d) Zv mode: In this case, as shown in Fig. 4(j)-(l), S5 and S6 are
ON and S1-4 are OFF. According to the key current waveforms in
Fig. 3(b), iLb decreased and the boost inductors provide power to
the output capacitor and DC load simultaneously. Then, the CMV
is clamped by the switch junction capacitors Cg1-4 (i.e., assuming
Cg1 = Cg2 = Cg3 = Cg4), as depicted as Fig. 4(l). Consequently,
the voltage of those junction capacitances VCg1-4 can be expressed
as
VCg1-4 =
Vin + VLb1 + VLb2
2
(10)
Notice that the terminal voltages are vAN = VCg2 − VLb2, vBN =
VCg4 − VLb2, vAT = VCg2 and vAT = VCg4, and VLb1 = VLb2, vcm
and vdm in Fig. 4(l) can be obtained as
vcm =
vAN + vBN
2
=
(VCg2 − VLb2) + (VCg4 − VLb2)
2
=
Vin
2
(11)
vdm = vAT − vBT = VCg2 − VCg4 = 0 (12)
Similarly, the grid current iac has a bidirectional path (i.e., shown
in Fig. 4(j) and (k). iac flows through S6 and D5 when iac ≥ 0, as
shown as the pink components in Fig. 4(j). iac flows through S5
and D6 when iac < 0, as demonstrated as the pink components in
Fig. 4(k).
According to the above analysis, the proposed converter can
clamp the CMV to be half of the input voltage Vin in all operation
modes, i.e., Eqs. (4), (6), (8), and (11). In addition, it can achieve
the bidirectional current path in any operation mode. Therefore, it
has a good performance in terms of low leakage currents and flex-
ible reactive power injection (due to the possibility of bidirectional
current flow).
IET Research Journals, pp. 1–11
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3 System Design
3.1 Steady-state Analysis
Considering a single-switch boost converter [28], the relationship
between the DC input voltage Vin and the DC output voltage Vdc can
be expressed as
Vdc
Vin
=
1
1− d (13)
which illustrates that the DC gain of the hybrid converter is also
1/(1− d). The HERIC output will be zero at this moment. Fur-
thermore, the duty cycle of the modulation signal for the DC-AC
conversion i.e., mU can be calculated as
mU =
vac
Vdc
=
vac(1− d)
Vin
(14)
Since the DC-DC and DC-AC conversions should be finished in one
switching cycle, d and mU should be bounded as:
d+mU ≤ 1 (15)
Accordingly, the maximum value of the modulation signal must be
mUmax ≤ 1− d, resulting in that the peak of the AC output voltage
Vacpeak should be constrained as:
Vacpeak = mUmaxVdc ≤
Vin(1− d)
1− d = Vin (16)
implying that the input voltage Vdc must be larger than the peak grid
voltage Vacpeak to ensure simultaneous DC and AC outputs. This is
also the case for conventional VSIs. Notably, the DC-DC gain is
adjustable from 1 to infinity in theory.
Moreover, the AC output can be connected to a grid or loads,
while the DC output can also be connected to a DC grid or DC
loads. This paper focuses on the low leakage currents and the reac-
tive power injection in the AC side of the proposed converter. Thus, a
passive DC load and a grid are considered. As mentioned previously,
when applied to PV systems, the hybrid converter can be used to con-
vert the PV energy directly or indirectly. Therefore, if the proposed
converter is employed in a single-stage grid-connected PV system,
the control strategies should adopt an effective operation [29]. Thus,
when designing the control scheme for the proposed converter, the
following should be considered:
1) Vacpeak ≤ Vin ≤ Vdc. The hybrid converter simultaneous out-
put DC and AC power. Generally, the PV input voltage is fluctuating
in a small range under various irradiance conditions [29]. Thus,
the operation of the hybrid converter will not be affected when the
fluctuating voltage is within this range of [Vacpeak, Vdc].
2) Vacpeak > Vin. The hybrid converter acts as the conventional
boost converter, and the AC grid can be disconnected to ensure the
modulation of the VSI according to Eq. (16), or the PV energy can
be transmitted to DC output. As an alternative, the boost inductor
can be replaced by a symmetrical impedance network [30] in a way
to improve the boosting.
Notably, there are limitations for the AC and DC output power due
to the unidirectional conduction of the power diode D [10]. Hence,
the pulsating power of the VSI only can be absorbed by the DC out-
put capacitor CCD, and then consumed at the DC output. That is, the
power limitation of the proposed converter can be expressed as
Pdc ≥ Pr (17)
where Pdc represents the DC output power, and Pr =
0.5VmImcos(2ω + ϕ) is the instantaneous pulsating power with Vm
and Im being the amplitudes of the grid voltage and current, and ϕ
being the displacement angle. Therefore, the proposed converter can
only be operated as a boost converter instead of a VSI, if one output
is needed.
3.2 Component Design
The passive components of the hybrid converter include the symmet-
rical boost inductors Lb1 and Lb2 (i.e., Lb1 = Lb2), the DC output
capacitor CDC and the symmetrical L-type filter Lac1 and Lac2 (i.e.,
Lac1 = Lac2). Since the AC output filters can be designed following
the rules of the prior-art grid-connected VSIs [17]-[24], the design
of Lac1 and Lac2 of the proposed converter is not discussed in this
paper. To ensure the operation,Lb1,Lb2 andCDC should be properly
designed in the following.
1) Boost inductors Lb1 and Lb2 : The design of the boost induc-
tors is related to the current ripple ratio γ, and the optimal value
of γ is 0.4 when considering the overall stresses and power density
in a converter [31]. Therefore, the boost inductors of the proposed
converter can be designed as
Lb1 = Lb2 =
Lb
2
≥ Vind
γILbfsw
(18)
where Lb represents the total inductance of the boost inductors, ILb
is the average value of the boost inductor current iLb, and fsw is the
switching frequency.
2) DC output capacitor CDC: The DC output capacitor for the
proposed converter is designed to maintain and filter the DC output
voltage. At the same time, it balances the pulsating power of the
VSI. When considering the DC output ripple voltage of the boost
converter, i.e., ∆Vdc, CDC should be designed as
CDC ≥
Idcd
∆Vdcfsw
(19)
where Idc is the average value of the DC output current idc. Seen
from the energy storage perspective, large inductance is generally
required to store the same amount of energy, when compared to
capacitors. That is, inductors have low cost-effectiveness to balance
the inherent pulsating power. Hence, only the DC-link capacitor is
considered for the conventional single-phase VSI to maintain power
density [32]. Considering the power balance, CDC should be
CDC ≥
Pr
ωVdc∆Vr
(20)
in which ∆Vr is the required pulsating voltage, ω is the grid fre-
quency, and Pr is the instantaneous pulsating power, respectively.
According to Eqs. (18) and (19), the output capacitor CDC can be
selected as
CDC = max(
Idcd
∆Vdcfsw
,
Pr
ωVdc∆Vr
) (21)
3.3 Basic Control
To simplify the control, the PV input voltage Vin is assumed as a con-
stant. The control for the proposed converter includes two parts, as
shown in Fig. 5. One is the voltage loop with a proportional-integral
(PI) controller for the DC output, where V ∗dc is the voltage refer-
ence. The other is a proportional-resonant (PR) controller Gpr(s)
with multi-resonant controllers Gnr(s) for the AC regulation, which
can achieve zero-error tracking and improve the power quality [8].
Moreover, Iref is the amplitude of the reference current i
∗
ac, and the
phase angle θ is achieved through the PLL of vac (i.e., perform-
ing grid synchronization). In addition, only one resonant controller
G3r(s) is adopted for simplicity. In all, good performances in terms
of fast dynamics and good power quality can be achieved in this way.
.
4 Comparison Analysis
4.1 Losses Analysis and Comparison
The losses analysis and comparison are carried out when the pro-
posed converter adopts IGBT power devices. According to [33], the
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Table 1 Loss Analysis and Comparison of the Systems in Figs. 2(b) and 6, Supplying the Same Loads.
Converter Conduction lossesdue to iLb
Conduction losses due
to iac (ST mode) Conduction losses of D Switching losses
Proposed converter 2Vce0ILb + rcI2Lb
(Vce0 + Vd0)
2Im
π
+(rc + rd)
I2m
6
Vd0Idc + rdI
2
dc
(EonT + EoffT)
fswVdcILb
VCCICC
+
(EoffT + EonD)
2fswVdcIm
πVCCICC
Two-stage inverter Vce0ILb + rcI2Lb
(Vce0 + Vd0)
2Im
π
+(rc + rd)
I2m
2
Vd0(
2Im
π + Idc)
+rd(
I2m
2 +
4ImIdc
π + I
2
dc)
(EonT + EoffT)
fswVdcILb
VCCICC
+
(EonT + EoffT + EonD)
2fswVdcIm
πVCCICC
V*dc + d
Vdc
–
PI
vac
i*ac
–
+
iac
ei
+
+
÷
mUGpr(s)
Gnr(s)
Carrier
S1-6
VdcPLL
θ
Iac vref
Fig. 5: General control block diagram for the proposed converter
P
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PV
Array
N
DLb
+
Vin
iLb iD iST
CDC
Lac1
Lac2
vac
S4
A
B
iac
S3 S5
S6
S
S1
S2
RDC
T
idc
–
Vdc
+
–
Fig. 6: Traditional two-stage inverter with the HERIC as the VSI,
where Sb is the boost control switch, the boost converter operates as
the ST mode, and the HERIC inverter is in the freewheeling interval
IGBT losses consist of the conduction losses, switching losses and
negligible blocking losses. the proposed converter is then compared
with the traditional two-stage inverter with an HERIC, as shown in
Fig. 6, in terms of power losses. For a fair comparison, the two-stage
inverter supplies a DC load RCD at the DC link, as demonstrated in
Fig. 6.
Conduction Losses: The IGBT conduction losses can be calcu-
lated as
PCT =
1
Tsw
∫Tsw
0
(Vce0ic + rci
2
c )dt = Vce0Icav + rcI
2
crms (22)
in which Vce0 is the IGBT on-state zero-current collector-emitter
voltage, and rc represents the collector-emitter on-state resistance
[33]. In addition, Icav and Icrms are the average and RMS IGBT
currents. Similarly, the anti-parallel diode conduction losses can be
expressed as
PCD =
1
Tsw
∫Tsw
0
(Vd0id + rdi
2
d)dt = Vd0Idav + rdI
2
drms (23)
where Vd0 is the diode on-state zero-current voltage, rd represents
the diode on-state resistance [33], and Idav and Idrms are the average
and RMS diode currents, respectively.
When operating in the inversion, the conduction losses are iden-
tical in both the proposed converter and the traditional two-stage
a b
Vin -
rcb
iLb
A B
Vin -
rc1
rc2
rc3
rc4
iLb/2 iLb/2
B
rd2
rc4
rd5
rc6
vac
Lac1
Lac2
A
rc1
rd3
iac/3 iac/3 iac/3
rd5
rc6
vac
Lac1
Lac2
iac
Two-stage inverter
Proposed hybrid converter
Fig. 7: Equivalent circuits of the systems when Sb is ON or in the ST
mode, where the upper diagrams are the equivalent circuits of two-
stage inverter in Fig. 6, and the lower ones are those of the proposed
converter, the IGBT on-state resistance are rcb = rc1-6 = rc, and the
diode on-state resistance are rd1-6 = rd.
a Boost operation
b Freewheeling operation
S1,4
S2,3
S5
S6
Tsw
STZV PV STZV
1-d
mU
0
S1,4
PV
Vdc/2
iac
iLb/2
S2, 3
Vdc
iLb/2Vdc/2
D5
Vdc
iac
Vdc/2
Reverse 
recovery losses
ton toff
ton toff
toff
Fig. 8: Distribution diagram of the switching losses in positive
cycle, where ton and toff are the turn-ON time and the turn-OFF time
of power switches
inverter (see Fig. 6). Fig. 7 shows the equivalent circuit of both con-
verters when Sb of the two-stage inverter is ON or the proposed
converter is in the ST mode. Assuming that the grid current iac is
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Table 2 Comparison of the Proposed Converter and Prior-art Converters
Category Traditional two-stageinverter (Fig. 6) BDHC in [10]
Transformerless hybrid
converter in [15] Proposed converter
Device-count 7 IGBT, 1 Diode 4 IGBT, 1 Diode 6 IGBT, 1 Diode 6 IGBT, 1 Diode
Device stress
IGBT: Vdc, max(idc, iac)
Diode: Vdc, idc + iac
IGBT: Vdc, max(idc, iac)
Diode: Vdc, idc
IGBT: Vdc, max(idc, iac)
Diode: Vdc, idc
IGBT: Vdc, max(
idc
2 , iac)
Diode: Vdc − Vin2 , idc
DC gain 11−d
1
1−d
1
1−d
1
1−d
AC gain (Vacpeak/Vin) 11−d 1 1 1
Dead-time effect Yes No No No
Leakage currents Low High Low Low
Power density Low High Low High
Conversion efficiency Low Low Low High
positive, iac flows through S6 and S5 of the traditional two-stage
inverter at this period. The losses comparison results are presented
in Table 1, and the corresponding analysis is in the following:
1) As presented in Fig. 7 (a), the boost inductor current iLb flows
through Sb of the traditional two-stage inverter while flows through
S1-4 in the proposed converter. Thus, the conduction losses induced
by iLb are almost the same with a difference of Vce0ILb.
2) In the ST mode, the grid current iac of the proposed converter
has three paths, while iac of the traditional two-stage inverter only
has one path, resulting in lower conduction losses.
3) For the diodeD, the diode average current Idav of the proposed
converter is equal to Idc (i.e., the average of the DC output current
idc), while Idav = Idc + 2Im/π in the traditional two-stage inverter
(i.e., 2Im/π is the average of the grid current iac). That is, the con-
duction losses of the two-stage inverter are larger than those of the
proposed converter, especially when the AC output power is large.
Switching Losses: According to [33], the switching losses of the
IGBT contains turn-ON losses, turn-OFF losses and reverse recovery
losses, which can be calculated as
PS = PswT + PswD = (EonT + EoffT + EonD)fsw
VceavIcav
VCCICC
(24)
where PswT and PswD are the switching losses of the IGBT and
the anti-parallel diode, and EonT, EoffT, and EonD are the turn-
ON, turn-OFF, and diode reverse-recovery energy, correspondingly,
which are provided in the datasheet under certain test conditions (i.e.,
the test voltage VCC and current ICC). Moreover, Vceav and Icav are
the average voltage and current of the IGBT, respectively.
With the above, the switching losses can be calculated, and Fig.8
illustrates the switching losses of the proposed converter. As shown
in Fig. 8, there are turn-ON losses on S1-4 when the mode changes
from Zv to ST. Then, from ST to Pv, there are turn-OFF losses on
S2,3, and the diode reverse recovery losses are generated on D5.
Finally, for Pv to Zv, the turn-OFF losses will be generated on
S1,4. Compared to the switching losses of the traditional two-stage
inverter, the switching losses of the proposed converter are reduced
by 2EonTfsVdcImπVCCICC , as summarized in Table 1.
4.2 Comparison with Prior-art Converters
the proposed converter can achieve AC and DC outputs simultane-
ously. A comparison with the prior-art hybrid converters is shown in
Table 2. It can be summarized as:
(1) Low component-count with shoot-through capability: When
compared to the traditional two-stage inverter with the HERIC as
the VSI (i.e., an example of the separated converters, as shown in
Fig. 6, the proposed converter has fewer power devices with less
current stress and voltage stress to achieve multiple outputs, while
Table 3 System Parameters
Parameters Symbol Values
DC input voltage Vin 0–200V
DC output voltage Vdc 0–360V
AC grid voltage (RMS) vac 0–110V
Grid frequency fg 50 Hz
Boost inductors Lb1, Lb2 0.4 mH
output capacitor CDC 2800 µF
L-type inductors Lac1, Lac2 0.75 mH
Switching frequency fs 20 kHz
PV parasitic capacitor CPVg 200 nF
maintaining the same DC gain. Additionally, the proposed converter
has the shoot-through protection, leading to lower EMI and higher
reliability, and the power quality can then be improved to a certain
extent(i.e., due to the elimination of the deadtime). Notably, as pre-
sented in Table 2, the AC gain of the proposed converter is lower
than that of the traditional two-stage inverter.
(2) Low leakage currents: Comparing the proposed converter with
the BDHC in [10], the leakage currents can be suppressed to a low
level (i.e., satisfying the grid standard [13]) with the symmetrical
structure. It makes the proposed converter specifically suitable in PV
applications.
(3) High power density: the proposed converter has a higher
power density than the transformerless hybrid converter in [15]. Both
hybrid converters employ an L-type filter in the AC side. However,
since a dual-buck inverter was adopted as the VSI [16], only one
inductor is utilized, while the other is idle. That means the L-type
filter of the hybrid converter in [15] should be two times in terms of
value and volume as that for the proposed converter, resulting in low
power density.
(4) Reactive power injection and independent control: With the
modulation scheme in Fig. 3(a), the reactive power injection can be
flexible injected. Furthermore, the DC gain and AC modulation sig-
nal can be controlled independently within the voltage and power
limitations according to Eqs. (15) and (17). In all, the proposed
converter can achieve flexible reactive power injection.
5 Simulation and Experimental Results
The proposed hybrid transformerless converter is validated through
simulations and experimental tests. The power switches S1-6 are
from Infineon (part no. IKW30N65NL), and the diode D is from
ROHM (part no. RFUH20TF6SFHC9). All the system parameters
are detailed in Table 3, where the passive components are designed
for a rating of 5 kW, and the PV parasitic capacitanceCPVg is chosen
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based on [34]. As mentioned, the DC input Vin adopts a DC power
supply to demonstrate the proposed converter.
5.1 Simulations Results
To verify the losses analysis and comparison between the traditional
two-stage inverter with the HERIC as the VSI (i.e., as shown in
Fig. 6) and the proposed converter, simulations are carried out in
Piecewise Linear Electrical Circuit Simulation (PLECS) software.
The correspondingly thermal-loss models of the power devices are
established based on the devece datasheets (i.e., Infineon IGBT–
IKW3N65EL5 and ROHM diode–RFUH20TF6SFHC9). The sys-
tem parameters of the traditional two-stage inverter are the same as
that in Table 3. Besides, the input and output voltages are Vin = 140
V, Vdc = 160 V and vac = 78 V/ 50 Hz (RMS), and the DC load
RDC is 25.6 Ω in the simulation tests.
Fig. 9 shows simulation results, where PS and PS represent the
switching losses and the conduction losses of the power devices.
The efficiency of two configurations under Pac : Pdc = 0.4 is com-
pared in Fig. 9(a), where only the losses of the power devices are
considered. In addition, Fig. 9(b) shows the switching losses and
conduction losses of the IGBT (with an anti-parallel diode) for the
two converters with Pdc = 1.4 kW and 1 kW, respectively, and the
total power being 1.4 kW. Furthermore, when the AC and DC power
ratio is varying, the efficiency is also compared, as demonstrated
in Fig. 9(c), where the total power is 1.4 kW and the limitation in
Eq. (17) is also considered. The results indicate that only the conduc-
tion losses of the traditional two-stage inverter are slightly less than
that of the proposed converter under Pac : Pdc = 0. With Pac : Pdc
increasing, both the switching losses and the conduction losses of
the traditional two-stage inverter become larger than those of the
proposed converter. Therefore, the proposed converter can achieve
a higher efficiency than the traditional two-stage inverter, which val-
idates the discusses in Section IV.A, and it has fewer components
with less current stress and voltage stress.
5.2 Experiments Results
Fig. 10 shows the experimental setup of the proposed converter sys-
tem, where control and modulation algorithms are implemented in a
fixed-point digital signal processor (DSP) from TI (TMS320F2812).
The DC output is an ET5420 electronic load, and the AC output
is connected to the AC grid, referring to Fig. 2(b). The system
parameters are the same as in Table 3.
Figs. 11 and 12 show the steady-state performances of the pro-
posed symmetrical transformerless hybrid converter with different
DC and AC gains. The DC input voltage Vin, the DC output volt-
age Vdc, the grid voltage vac and the grid current iac are shown in
Figs. 11(a) and 12(a). The input and output voltages of Fig. 11(a)
are Vin = 140 V, Vdc = 160 V and vac = 78 V/ 50 Hz (RMS), and
the DC load RDC is 25.6 Ω. While those parameters in Fig. 12(a)
are Vin = 180 V, Vdc = 260 V, vac = 110 V/ 50 Hz (RMS), and
RDC = 140 Ω. Due to the inherent pulsation power of the HERIC,
there are certain ripples in the output voltage Vdc. Nevertheless, the
results in Figs. 11(a) and 12(a) demonstrate the multi-output fea-
ture of the proposed converter. Additionally, Figs. 11(b) and 12(b)
show the CMV, the inverter output terminal voltages, and the leak-
age currents. Observations in Figs. 11(b) and 12(b) indicate that
the leakage current ileak is well suppressed below the limit (300
mA). Moreover, both experimental results illustrate that vdm of the
proposed converter at the AC output has the same performance as
the single HERIC with the unipolar PWM (i.e., changing between
+Vdc/− Vdc and 0) at the switching frequency). Therefore, with the
proposed modulation method in Fig. 3, the proposed converter can
achieve good power quality, low losses, and low leakage currents and
multiple outputs.
Moreover, the key current waveforms (i.e., iLb, iD and iST) during
switching are shown in Fig. 13. It should be noted that the experi-
mental data of these variables are obtained through the oscilloscope
and then replotted in MATLAB due to the lack of current probe. It
can be observed in Fig. 13 that the key waveforms agree well the
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Fig. 9: Power losses and efficiency comparison between the tradi-
tional two-stage inverter and the proposed converter
a Efficiency comparison at different power levels (i.e.,Pac : Pdc = 0.4)
b Power losses comparison of conduction losses and switching losses
c Efficiency comparison at different Pac : Pdc and PT =1.4 kW
Topology
DC input
Boost 
inductors
L-type 
Filter
Oscilloscope
AC Regulator
DC source
DC load
Controller
Fig. 10: Prototype of the proposed hybrid transformerless converter
system
analysis in Fig. 4(c). Notably, the spikes of the HERIC input current
iST are normal, which are due to the nonidealities of power devices.
It thus confirms the effectiveness of the modulation method for the
proposed converter.
To further verify the reactive power injection capability, the exper-
imental tests of the proposed converter have been performed under
non-unity power factors (i.e., the power factor cosϕ = +0.866 and
−0.866, ). The experimental results are shown in Fig. 14, in which
Fig. 14(a) corresponds to the case of iac lagging vac, cosϕ = +0.866
, and Fig. 14(b) presents the case of iac leading vac, cosϕ = −0.866.
As can be seen in Fig. 14, the proposed converter can provide and
absorb reactive power upon demands.
the proposed converter is then tested under load changes, and the
experimental results are presented in Fig. 15. Here, the grid current
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Vdc (100 V/div)
Vin (100 V/div)
vac (100 V/div) iac (10 A/div)
a
b
vAN (100 V/div)
vBN (100 V/div)
2vcm (200 V/div)
ileak (100 mA/div)
Leakage currents limitation ileak: 300 mA
Fig. 11: Experimental results of the proposed hybrid transformer-
less converter under DC gain being 1.143 and maximum modulation
signal being 0.7857 (time: 20 ms/div)
a Input and output waveforms (i.e., Vin, Vdc, vac and iac)
b the CMV, inverter output terminal voltages vAN and vBN, and the leakage current ileak
a
b
vAN (100 V/div)
vBN (100 V/div)
2vcm (200 V/div)
ileak (100 mA/div)
Leakage currents limitation ileak: 300 mA
Vdc (100 V/div)
Vin (100 V/div)
vac (100 V/div)
iac (10 A/div)
Fig. 12: Experimental results of the proposed hybrid transformer-
less converter under DC gain being 1.444 and maximum modulation
signal being 0.867 (time: 20 ms/div)
a Input and output waveforms (i.e., Vin, Vdc, vac and iac)
b the CMV, inverter output terminal voltages vAN and vBN, and the leakage current ileak
amplitude (RMS) was changed to 2.5 A and then back to 5 A, as the
AC load changes. For the DC load changes, the current was changed
to 2.4 A and then restored to 4.8 A. Observations in Fig. 15 indi-
cate that the proposed converter can operate stably under dynamic
Time (ms)
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0
iLb (5 A/div)
iD (5 A/div)
iST (5 A/div)
0 0.04 0.08 0.12 0.16 0.2
Fig. 13: Experimental results of key current waveforms during
switching, i.e., the boost current iLb, the diode current iD and the
input current of the VSI iST (time: 40 ms/div)
Vdc (100 V/div)
Vin (100 V/div)
vac (100 V/div) iac (10 A/div)
Vdc (100 V/div)
Vin (100 V/div)
vac (100 V/div)
iac (10 A/div)
a
b
Fig. 14: Experimental results of the proposed converter at non-unity
power factors (time: 20 ms/div)
a iac lagging vac, cosϕ = +0.866
b iac leading vac, cosϕ = −0.866
loading changes. That is as long as the proposed converter satis-
fied the limitation in Eq. (15) and Eq. (17), the current quality of
the inverter will not be affected by the loading changes due to the
separated control in Fig. 5.
Additionally, Fig. 16 shows the experimental efficiency compari-
son between the traditional two-stage inverter (i.e., a boost converter
and an HERIC) and the proposed converter, where different AC and
DC power ratios Pac : Pdc are considered with the total power being
1.4 kW. The conversion efficiencies are calculated by measuring the
three input and output voltages and currents. In that case, the mea-
sured efficiencies in Fig. 16 consider the losses of the power devices
as well as the boost and AC filters. The result shown in Fig. 16 agrees
well with that in Fig. 9(c), which indicates that the proposed con-
verter can obtain a higher efficiency than the traditional two-stage
inverter. It is valuable to mention that when the AC output power
accounts for more, the efficiency benefit of the HERIC will become
significant.
As a summary, the above simulation and experimental tests have
validated the effectiveness of the proposed hybrid transformerless
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Fig. 15: Experimental results of the proposed converter under load
changes (time: 20 ms/div)
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Fig. 16: Measured efficiency of the traditional two-stage inverter
and the proposed converter under different Pac : Pdc and PT =1.4
kW
converter in terms of low leakage currents, simultaneous DC and
AC outputs, and flexible reactive power capability for grid-friendly
hybrid PV systems. In addition, with the corresponding modulation
scheme, the proposed converter can maintain good power quality
and high efficiency. Therefore, the proposed converter can be a
promising and cost-effective solution for future smart PV systems.
6 Conclusion
In this paper, a type of hybrid transformerless converters have been
proposed, which can achieve simultaneous DC and AC outputs, low
leakage currents, and inherent shoot-through capability. The con-
figuration principle for this type of converter has been presented,
i.e., 1) a symmetrical boost inductor should be employed to ensure
a constant CMV when operating as a boost converter; 2) a trans-
formerless inverter should be adopted as the switch to maintain a
constant CMV when acting as a VSI. This has been demonstrated
on a converter with the HERIC as the VSI, and the correspond-
ing modulation method, CMV analysis and losses comparison are
detailed to illustrate the performance in reactive power injection,
low leakage currents and high efficiency. Simulations and experi-
mental results have then verified the effectiveness of the proposed
converter in terms of multiple outputs, low leakage currents, flex-
ible reactive power capability, high efficiency and high reliability.
Notably, other transformerless topologies can be constructed based
on the configuration methodology.
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